Subject: Computer Architecture & Organisations   **Subject Code: SAE5C**

COURSE PLAN

Session No	Topics to be covered	Teaching Methodology
UNIT - I		
1	Subject Introduction and Syllabus Discussion	BB
2	Introduction To Computer Architecture	BB
3	Computer Evolution-	BB
4	Computer System Components-	Discussion
5	Function, Interconnection Structure	BB
6	Bus Interconnection	BB
7	Basics Of PCI Bus	BB
8	Memory Characteristics	BB
9	Hierarchy Memory	BB
10	Cache Memory-	BB
11	Principles-Cache	BB
12	Basic Elements Of Cache Memory	BB
13	Design-Cache Memory	BB
14	Locality Of Reference	BB
15	Revision of UNIT - I	–
UNIT - II		
16	Main Memory	Presentation
17	Static RAM	Presentation
18	Dynamic RAM	Presentation
19,20	Rom - Types Of ROM	Presentation
21	Magnetic Chip Organization-	Presentation
22	Types Of DRAM	Presentation
23	External Memory	Presentation
24	Magnetic Disk	Presentation
25	Basics Of Raid-Optical Memory	Presentation
26	Magnetic Tapes	Presentation

27	Revision of UNIT - II	–
CIA Test - I		
UNIT - III		
28	Input/Output: External Devices	Presentation
29	I/O Module, Programmed I/O	BB
30	Interrupt Driven I/O	BB
31	DMA	BB
32	I/O Channels & Processor-	BB
33,34	Computer Arithmetic: ALU-Integer	BB
35,36	Floating Representation	BB
37	Instruction Set: Characteristic-Operand	BB
38	Power Pc Operands - Operation Types	BB
39	Addressing Modes	BB
40,41	Instruction Formats	Presentation
42	Revision of UNIT - III	–
UNIT - IV		
43	CPU: Organization Of Processor	Presentation
44	Organization Of Register	BB
45	Instruction Cycle	BB
46	Instruction Pipelining	BB
47	Pentium Processor-RISC	BB
48	RISC Characteristics	BB
49	Large Register File	BB
50	Register Optimization	BB
51	Architecture- RISC	BB
52	Architecture- CISC	BB
53	Characteristics- RISC	BB
54	Characteristics- CISC	BB
55	Pipelining	BB
56	Revision of UNIT - IV	–
CIA Test - II		
UNIT - V		
57	Micro Operation	Presentation

58	Control Of Processor	Presentation
59	Hardwired Implementation	Presentation
60	Micro Programmed Control	BB
61	Micro Programmed Control -Concepts-	BB
62,63	Micro Instruction	BB
64	Sequencing	BB
65	Revision of UNIT - V	–
REVISION		
66	Revision of UNIT – I	BB
67	Revision of UNIT - II	BB
68	Revision of UNIT – III	BB
69	Revision of UNIT - IV	BB
70	Revision of UNIT - V	BB
CIA Test - III		

	Prepared by	Approved by
Name & Signature	Mrs.T.Lavanya Suja Dr.P.Srivaramangai	Dr.V.Umadevi
Designation	Asst. Professor / CS	HOD /CS
Date		